Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
TripwireHook
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
fxk8y
TripwireHook
Commits
c3de6d92
Commit
c3de6d92
authored
3 years ago
by
Jochen Vothknecht
Browse files
Options
Downloads
Patches
Plain Diff
Add DS18B20 SOIC-/MSOP-combo component
parent
a5c21a60
No related branches found
No related tags found
No related merge requests found
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
TripwireHook.dcm
+6
-0
6 additions, 0 deletions
TripwireHook.dcm
TripwireHook.lib
+28
-0
28 additions, 0 deletions
TripwireHook.lib
TripwireHook.pretty/DS18B20_SOIC-MSOP_combo.kicad_mod
+62
-0
62 additions, 0 deletions
TripwireHook.pretty/DS18B20_SOIC-MSOP_combo.kicad_mod
with
96 additions
and
0 deletions
TripwireHook.dcm
+
6
−
0
View file @
c3de6d92
...
@@ -8,6 +8,12 @@ $CMP AP3211
...
@@ -8,6 +8,12 @@ $CMP AP3211
D 1.5A fixed-frequency 1.4MHz adjustable step-down; Input 4.5V - 18V; Output 0.81V - 15V
D 1.5A fixed-frequency 1.4MHz adjustable step-down; Input 4.5V - 18V; Output 0.81V - 15V
$ENDCMP
$ENDCMP
#
#
$CMP DS18B20_SOIC-MSOP_combo
D 1-Wire Ambient Temperature Sensor SOIC-MSOP combo footprint
K OneWire 1-Wire 1Wire Maxim Dallas
F http://datasheets.maximintegrated.com/en/ds/MAX31820.pdf
$ENDCMP
#
$CMP RT7272B
$CMP RT7272B
D 3A, 36V, 500kHz Synchronous Step-Down Converter
D 3A, 36V, 500kHz Synchronous Step-Down Converter
F https://www.richtek.com/assets/product_file/RT7272B/DS7272B-05.pdf
F https://www.richtek.com/assets/product_file/RT7272B/DS7272B-05.pdf
...
...
This diff is collapsed.
Click to expand it.
TripwireHook.lib
+
28
−
0
View file @
c3de6d92
...
@@ -163,6 +163,34 @@ X SW 6 350 0 100 L 50 50 1 1 O
...
@@ -163,6 +163,34 @@ X SW 6 350 0 100 L 50 50 1 1 O
ENDDRAW
ENDDRAW
ENDDEF
ENDDEF
#
#
# DS18B20_SOIC-MSOP_combo
#
DEF DS18B20_SOIC-MSOP_combo U 0 40 Y Y 1 F N
F0 "U" -150 250 50 H V C CNN
F1 "DS18B20_SOIC-MSOP_combo" -815 75 50 H V C CNN
F2 "TripwireHook:DS18B20_SOIC-MSOP_combo" -1000 -250 50 H I C CNN
F3 "" -150 250 50 H I C CNN
$FPLIST
TO*92*
$ENDFPLIST
DRAW
A 0 125 25 1 1799 0 1 10 N 25 125 -25 125
C 0 -100 50 0 1 10 F
S -200 200 200 -200 0 1 10 f
S 25 -75 -25 0 0 1 10 F
P 2 0 1 10 -25 25 0 25 N
P 2 0 1 10 -25 50 0 50 N
P 2 0 1 10 -25 75 0 75 N
P 2 0 1 10 -25 100 0 100 N
P 2 0 1 10 -25 125 -25 0 N
P 2 0 1 10 -25 125 0 125 N
P 2 0 1 10 25 125 25 0 N
X ~ DQ 400 0 200 L 50 50 1 1 B
X ~ GND 0 -400 200 U 50 50 1 1 W
X ~ VDD 0 400 200 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# D_TVS_UNI
# D_TVS_UNI
#
#
DEF D_TVS_UNI D 0 40 N N 1 F N
DEF D_TVS_UNI D 0 40 N N 1 F N
...
...
This diff is collapsed.
Click to expand it.
TripwireHook.pretty/DS18B20_SOIC-MSOP_combo.kicad_mod
0 → 100644
+
62
−
0
View file @
c3de6d92
(module DS18B20_SOIC-MSOP_combo (layer F.Cu) (tedit 60A77C18)
(descr "SOIC, 8 Pin (JEDEC MS-012AA, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_8.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
(tags "SOIC SO")
(attr smd)
(fp_text reference REF** (at 0 -4.25) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value DS18B20_SOIC-MSOP_combo (at 0 4.1) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -3.55 -2.35) (end -1.35 -2.35) (layer F.SilkS) (width 0.3))
(fp_line (start 1.75 -3.18) (end -1.75 -3.18) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 3.18) (end 1.75 3.18) (layer F.CrtYd) (width 0.05))
(fp_line (start 3.7 2.7) (end 3.7 -2.7) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.7 -2.7) (end -3.7 2.7) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.55 -1.45) (end -1.35 -1.45) (layer F.SilkS) (width 0.3))
(fp_line (start -3.55 -2.35) (end -3.55 -1.45) (layer F.SilkS) (width 0.3))
(fp_line (start -1.35 -2.35) (end -1.35 -1.15) (layer F.SilkS) (width 0.3))
(fp_line (start -1.35 1.15) (end 1.35 1.15) (layer F.SilkS) (width 0.3))
(fp_line (start -0.625 3.075) (end -0.625 1.15) (layer F.SilkS) (width 0.3))
(fp_line (start -1.35 3.075) (end -1.35 1.15) (layer F.SilkS) (width 0.3))
(fp_line (start -1.35 3.075) (end -0.625 3.075) (layer F.SilkS) (width 0.3))
(fp_line (start -3.7 -2.7) (end -1.75 -3.18) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.75 -3.18) (end 3.7 -2.7) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.75 3.18) (end 3.7 2.7) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.7 2.7) (end -1.75 3.18) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.35 -1.15) (end 1.35 -1.15) (layer F.SilkS) (width 0.3))
(fp_line (start -1.35 1.15) (end -1.35 -1.15) (layer F.SilkS) (width 0.3))
(fp_line (start 1.35 1.15) (end 1.35 -1.15) (layer F.SilkS) (width 0.3))
(fp_line (start 0.4 0.9) (end 1.1 0.2) (layer F.SilkS) (width 0.12))
(fp_line (start 0.05 0.9) (end 1.1 -0.15) (layer F.SilkS) (width 0.12))
(fp_line (start -0.3 0.9) (end 1.1 -0.5) (layer F.SilkS) (width 0.12))
(fp_line (start -0.65 0.9) (end 1.1 -0.85) (layer F.SilkS) (width 0.12))
(fp_line (start -1 0.9) (end 0.8 -0.9) (layer F.SilkS) (width 0.12))
(fp_line (start -1.1 0.65) (end 0.45 -0.9) (layer F.SilkS) (width 0.12))
(fp_line (start -1.1 0.3) (end 0.1 -0.9) (layer F.SilkS) (width 0.12))
(fp_line (start -1.1 -0.05) (end -0.25 -0.9) (layer F.SilkS) (width 0.12))
(fp_line (start -1.1 -0.4) (end -0.6 -0.9) (layer F.SilkS) (width 0.12))
(fp_line (start -1.1 -0.75) (end -0.95 -0.9) (layer F.SilkS) (width 0.12))
(fp_line (start 0.75 0.9) (end 1.1 0.55) (layer F.SilkS) (width 0.12))
(pad 1 smd roundrect (at -2.475 -1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 2 smd roundrect (at -2.475 -0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad VDD smd roundrect (at -2.475 0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad DQ smd roundrect (at -2.475 1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad GND smd roundrect (at 2.475 1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 6 smd roundrect (at 2.475 0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 7 smd roundrect (at 2.475 -0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad VDD smd roundrect (at 2.475 -1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 3 smd roundrect (at 0.325 2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 7 smd roundrect (at -0.325 -2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 2 smd roundrect (at -0.325 2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 5 smd roundrect (at 0.975 -2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 6 smd roundrect (at 0.325 -2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad 8 smd roundrect (at -0.975 -2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad GND smd roundrect (at 0.975 2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(pad DQ smd roundrect (at -0.975 2.1125 90) (size 1.625 0.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
(model ${KISYS3DMOD}/Package_SO.3dshapes/SOIC-8_3.9x4.9mm_P1.27mm.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment